Part Number Hot Search : 
WM8980 TINY13 2SC373 TMC40 FSL214D1 BTA23 FT560JTG 2SD1918
Product Description
Full Text Search
 

To Download SY58025UMG Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 description  two independent differential 2:1 multiplexers  guaranteed ac performance over temperature and voltage: dc-to >10.7gbps data rate throughput <290ps in-to-out t pd <70ps t r /t f times  unique, patent-pending input isolation design minimizes crosstalk  ultra-low jitter design: <1ps rms random jitter <10ps pp deterministic jitter <10ps pp total jitter (clock) <0.7ps rms crosstalk-induced jitter  unique, patent-pending 50 ? input termination and vt pin accepts dc-coupled and ac-coupled inputs (cml, lvds, pecl)  typical 400mv cml output swing (r l = 50 ? )  internal 50 ? input termination  power supply 2.5v 5% or 3.3v 10%  ?0 c to +85 c temperature range  available in 32-pin (5mm 5mm) mlf package features ultra precision dual 2:1 cml mux with internal i/o termination precision edge sy58025u applications  data communication systems  all sonet oc3-oc-768 applications  all fibre channel applications  all gige applications rev.: c amendment: /0 issue date: february 2007 the sy58025u features two ultra-fast, low jitter 2:1 differential muxes with a guaranteed maximum data or clock throughput of 10.7gbps or 7ghz, respectively. the sy58025u differential inputs include a unique, internal termination design that allows access to the termination network through a vt pin. the device easily interfaces to different logic standards, both ac- and dc- coupled, without external resistor-bias and termination networks. the result is a clean, stub-free, low jitter interface solution. the differential cml output is optimized for 50 ? environments with internal 50 ? source termination and a 400mv output swing. the sy58025u operates from a 2.5v or 3.3v supply and is guaranteed over the full industrial temperature range (?0 c to +85 c). the sy58025u is part of micrel? precision edge product family. all support documentation can be found on micrel? web site at www.micrel.com. functional block diagram anygate and precision edge are registered trademarks of micrel, inc. micro leadframe and mlf are registered trademarks of amkor technology, inc. precision edge qa /qa ina0 /ina0 v ta0 50 ? 50 ? ina1 v ref-aca0 /ina1 v ta1 50 ? 50 ? v ref-aca1 0 1 mux a sela (ttl/cmos) s qb /qb inb0 /inb0 v tb0 50 ? 50 ? inb1 v ref-acb0 /inb1 v tb1 50 ? 50 ? v ref-acb1 0 1 mux b selb (ttl/cmos) s
2 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 package/ordering information pin number pin name pin function 25, 28, ina0, /ina0, differential inputs: these input pairs are the differential signal inputs to the device. inputs 29, 32, ina1, /ina1, accept ac- or dc-coupled differential signals as small as 100mv. each pin of a pair 1, 4, inb0, /inb0, internally terminates to a v t pin through 50 ? . note that these inputs will default to an 5, 8 inb1, /inb1 indeterminate state if left open. unused differential input pairs can be terminated by connecting one input to v cc and the complementary input to gnd through a 1k ? resistor. the vt pin is to be left open in this configuration. please refer to the input interface applications section for more details. 26, 30, 2, 6 vta0 , vta1, input termination center-tap: each side of the differential input pair, terminates to a vt vtb0, vtb1 pin. each v t pin provides a center-tap to a termination network for maximum interface flexibility. see input interface applications section for more details. 18, 15 sela, selb bank a, bank b input channel select (ttl/cmos): these ttl/cmos-compatible inputs select the inputs to the multiplexers. these inputs are internally connected to a 25k ? pull-up resistor and will default to a logic high state if left open. input switching threshold is v cc /2. 27, 31, 3, 7 vref-aca0, reference output voltage: these outputs bias to v cc 1.2v. connect to the vt pin when vref-aca1, ac-coupling the data inputs. bypass with 0.01 f low esr capacitor to v cc . maximum vref-acb0, current source or sink is 0.5ma. see input interface applications section. vref-acb1 10, 13, 16, vcc positive power supply: bypass with 0.1 f ?? 0.01 f low esr capacitors. 17, 20, 23 22, 21, qa, /qa, differential cml outputs: mux a and mux b selected cml outputs. see output 12, 11 qb, /qb interface applications section for termination. refer to the truth table for logic operation. 9, 24 gnd, ground: ground pin and exposed pad must be connected to the same ground plane. exposed pad 14, 19 nc not connected. pin description 24 23 22 21 20 19 18 17 gnd vcc qa /qa vcc nc sela vcc inb0 vtb0 vref-acb0 /inb0 inb1 vtb1 vref-acb1 /inb1 1 2 3 4 5 6 7 8 910111213141516 32 31 30 29 28 27 26 25 /ina0 ina1 vta1 vref-aca1 ina1 vref-aca0 vta0 ina0 vcc qb /qb vcc gnd nc selb vcc 32-pin mlf (mlf-32) ordering information (1) package operating package lead part number type range marking finish sy58025umi mlf-32 industrial sy58025u sn-pb sy58025umitr (2) mlf-32 industrial sy58025u sn-pb SY58025UMG (3) mlf-32 industrial sy58025uwith pb-free pb-free bar-line indicator nipdau SY58025UMGtr (2, 3) mlf-32 industrial sy58025u with pb-free pb-free bar-line indicator nipdau notes: 1. contact factory for die availability. dice are guaranteed at t a = 25 c, dc electricals only. 2. tape and reel. 3. pb-free package recommended for new designs.
3 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 absolute maximum ratings (1) power supply voltage (v cc ) ...................... 0.5v to +4.0v input voltage (v in ) ......................................... 0.5v to v cc cml output voltage (v out ) ........... v cc 1.0v to v cc +0.5v termination current (3) source or sink current on v t pin ........................ 100ma input current source or sink current on in, /in pin .................... 50ma current (v ref-ac ) source or sink current on v ref-ac (3) .................. 1.5ma lead temperature (soldering, 20 sec.) ..................... 260 c storage temperature range (t s ) ........... 65 c to +150 c operating ratings (2) power supply voltage (v cc ) ............... +2.375v to +2.625v ............................................................ +3.0v to +3.6v ambient temperature range (t a ) ............. 40 c to +85 c package thermal resistance (4) mlf ( ja ) still-air ............................................................. 35 c/w mlf ( jb ) junction-to-board ............................................ 20 c/w symbol parameter condition min typ max units v cc power supply v cc = 2.5v 2.375 2.5 2.625 v v cc = 3.3v 3.0 3.3 3.6 v i cc power supply current no load, max. v cc . (6) 115 140 ma r diff_in differential input resistance 80 100 120 ? (in-to-/in) r in input resistance 40 50 60 ? (in-to-v t , /in-to-v t ) v ih input high voltage (in, /in) v cc 1.2 v cc v v il input low voltage (in, /in) 0 v ih 0.1 v v in input voltage swing (in, /in) see figure 1a. 0.1 1.7 v v diff_in differential input voltage swing see figure 1b. 0.2 3.4 v |in - /in| v t in in to v t (in, /in) 1.28 v v ref-ac output reference voltage v cc 1.3 v cc 1.2 v cc 1.1 v notes: 1. permanent device damage may occur if the ratings in absolute maximum ratings section are exceeded. this is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. exposure to ab solute maximum ratings conditions for extended periods may affect device reliability. 2. the data sheet limits are not guaranteed if the device is operated beyond the operating ratings. 3. due to the limited drive capability, use for input of the same package only. 4. package thermal resistance assumes exposed pad is soldered (or equivalent) to the device s most negative potential (gnd) on the pcb. jb uses 4- layer ja in still air unless otherwise stated. 5. the circuit is designed to meet the dc specifications shown in the above table after thermal equilibrium has been established . 6. includes current through internal 50 ? pull-ups. see figure 1b. dc electrical characteristics (5) t a = 40 c to +85 c; unless otherwise stated.
4 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 v cc = 2.5v 5% or 3.3v 10%; t a = 40 c to +85 c; r l = 100 ? across each output pair, or equivalent, unless otherwise stated. symbol parameter condition min typ max units v oh output high voltage v cc 0.020 v cc v q, /q v out output voltage swing see figure 1a. 325 400 mv q, /q v diff-out differential output voltage swing see figure 1b. 650 800 mv q, /q r out output source impedance 40 50 60 ? q, /q cml output dc electrical characteristics (7) v cc = 2.5v 5% or 3.3v 10%; t a = 40 c to 85 c unless otherwise stated. symbol parameter condition min typ max units v ih input high voltage 2.0 v v il input low voltage 0.8 v i ih input high current 125 50 a i il input low current 300 a lvttl/cmos dc electrical characteristics (7) note: 7. the circuit is designed to meet the dc specifications shown in the above table after thermal equilibrium has been established .
5 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 v cc = 2.5v 5% or 3.3v 10%; t a = 40 c to +85 c; r l = 100 ? across each output pair, or equivalent, unless otherwise stated. symbol parameter condition min typ max units f max maximum operating frequency nrz data 10.7 gbps v out 200mv clock 6 ghz t pd propagation delay in-to-q 140 290 ps sel-to-q 100 400 ps t skew input-to-input skew (within-bank) note 9 315ps bank-to-bank skew note 10 520ps part-to-part skew note 11 100 ps t jitter data random jitter (rj) note 12 1ps rms deterministic jitter (dj) note 13 10 ps pp clock cycle-to-cycle jitter note 14 1ps rms total jitter (tj) note 15 10 ps pp crosstalk-induced jitter channel-to-channel note 16, within-bank. 0.7 ps rms t r , t f output rise/fall time 20% to 80% at full swing. 20 50 70 ps notes: 8. high-speed ac parameters are guaranteed by design and characterization. v in swing 100mv unless otherwise noted. 9. input-to-input skew is the difference in time between two inputs to the output within a bank. 10. bank-to-bank skew is the difference in time from input to the output between bank. 11. part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and with no skew of the edges at the respective inputs. 12. random jitter is measured with a k28.7 comma detect character pattern, measured at 10.7gbps and 2.5gbps/3.2gbps. 13. deterministic jitter is measured at 2.5gbps/3.2gbps, with both k28.5 and 2 23 1 prbs pattern 14. cycle-to-cycle jitter definition: the variation of periods between adjacent cycles, t n t n 1 where t is the time between rising edges of the output signal. 15. total jitter definition: with an ideal clock input of frequency f max , no more than one output edge in 10 12 output edges will deviate by more than the specified peak-to-peak jitter value. 16. crosstalk is measured at the output while applying two similar frequencies that are asynchronous with respect to each other at the inputs. ac electrical characteristics (8) truth tables ina0 /ina0 ina1 /ina1 sela qa /qa 01xx001 10xx010 xx01101 xx10110 inb0 /inb0 inb1 /inb1 selb qb /qb 01xx001 10xx010 xx01101 xx10110
6 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 timing diagrams ina0, ina1 /ina0, /ina1 qa /qa t pd inb0, inb1 /inb0, /inb1 qb /qb t pd sela sela-to-qa qa /qa t pd selb selb-to-qb qb /qb t pd t pd t pd v cc /2 v cc /2 v cc /2 v cc /2 single-ended and differential swings v in , v out 400mv (typ.) figure 1a. single-ended voltage swing v diff_in , v diff_out 800mv (typ.) figure 1b. differential voltage swing
7 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 typical operating characteristics 200 210 220 230 240 250 260 270 280 290 300 -50 -25 0 25 50 75 100 propagation delay (ps) temperature ( c) propagation delay vs. temperature pecl cml sel lvds 0 50 100 150 200 250 300 350 400 450 012345678910 output amplitude (mv) output frequency (ghz) output amplitude vs. frequency 2.5gbps output (2 23 1 prbs) time (100ps/div.) output swing (100mv/div.) 3.2gbps output (2 23 1 prbs) time (50ps/div.) output swing (100mv/div.) 5gbps output (2 23 1 prbs) time (50ps/div.) output swing (100mv/div.) 10.7gbps output (2 23 1 prbs) time (25ps/div.) output swing (100mv/div.) v cc = 3.3v, t a = 25 c, r l = 100 ? across each pair, dc-coupled, unless otherwise stated. 125mbps output (2 23 1 prbs) time (200ps/div.) output swing (100mv/div.)
8 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 typical operating characteristics v cc = 3.3v, t a = 25 c, r l = 100 ? across each pair, dc-coupled, unless otherwise stated. 200mhz clock time (600ps/div.) output swing (100mv/div.) 2ghz clock time (70ps/div.) output swing (100mv/div.) 5ghz clock time (25ps/div.) output swing (100mv/div.)
9 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 input and output stage internal termination 50 ? 50 ? v cc gnd /in v t in figure 2a. simplified differential input stage 50 ? 50 ? v cc gnd q /q figure 2b. simplified cml output stage input interface applications lvpecl in /in sy58025u v cc r p r p for 3.3v, r p = 100 ?. for 2.5v, r p = 50 ?. gnd gnd v t 0.01 f v cc v ref-ac figure 3d. ac-coupled pecl interface lvds in /in nc sy58025u v cc v t nc gnd v ref-ac figure 3e. lvds interface cml in /in v ref-ac nc sy58025u v cc v t nc gnd option: may connect v t to v cc . figure 3a. dc-coupled cml interface cml in /in v ref-ac v t 0.01 f sy58025u v cc v cc gnd figure 3b. ac-coupled cml interface lvpecl in /in v t sy58025u v cc 0.01 f r b nc for v cc = 3.3v, r b = 50 ?. for v cc = 2.5v, r b = 19 ?. gnd v ref-ac v cc figure 3c. dc-coupled pecl interface
10 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 related micrel products and support documentation output interface applications 50 ? 50 ? v cc gnd q /q 100 ? figure 4. cml dc-coupled termination 50 ? 50 ? v cc gnd q /q 50 ? 50 ? dc bias per application figure 5. cml ac-coupled termination part number function data sheet link sy58016l 3.3v 10gbps differential cml line driver/ http://www.micrel.com/product-info/products/sy58016l.shtml receiver with internal termination sy58017u 10.7gbps differential cml 2:1 mux with http://www.micrel.com/product-info/products/sy58017u.shtml internal termination sy58018u 5gbps lvpecl 2:1 mux with http://www.micrel.com/product-info/products/sy58018u.shtml internal termination sy58019u 10.7gbps 400mv lvpecl 2:1 mux with http://www.micrel.com/product-info/products/sy58019u.shtml internal termination sy58026u 5gbps dual 2:1 lvpecl mux with http://www.micrel.com/product-info/products/sy58026u.shtml internal termination sy58027u 10.7gbps dual 2:1 400mv lvpecl mux http://www.micrel.com/product-info/products/sy58027u.shtml with internal termination sy58051u 10.7gbps anygate with internal input and http://www.micrel.com/product-info/products/sy58051u.shtml output termination sy58052u 10gbps clock/data retimer with 50 ? http://www.micrel.com/product-info/products/sy58052u.shtml input termination mlf application note www.amkor.com/products/notes_papers/mlf_appnote_0902.pdf hbw solutions new products and applications www.micrel.com/product-info/products/solutions.shtml
11 precision edge sy58025u micrel, inc. m9999-020207 hbwhelp@micrel.com or (408) 955-1690 32-pin micro leadframe (mlf-32) package notes: 1. package meets level 2 moisture sensitivity classification. 2. all parts are dry-packaged before shipment. 3. exposed pads must be soldered to a ground for proper thermal management. micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel + 1 (408) 944-0800 fax + 1 (408) 474-1000 web http://www.micrel.com the information furnished by micrel in this data sheet is believed to be accurate and reliable. however, no responsibility is a ssumed by micrel for its use. micrel reserves the right to change circuitry and specifications at any time without notification to the customer. micrel products are not designed or authorized for use as components in life support appliances, devices or systems where malfu nction of a product can reasonably be expected to result in personal injury. life support devices or systems are devices or systems that (a) are intend ed for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant inj ury to the user. a purchaser s use or sale of micrel products for use in life support appliances, devices or systems is at purchaser s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. ? 2005 micrel, incorporated. package ep- exposed pad die compside island heat dissipation heavy copper plane heavy copper plane v ee v ee heat dissipation pcb thermal consideration for 32-pin mlf package (always solder, or equivalent, the exposed pad to the pcb)


▲Up To Search▲   

 
Price & Availability of SY58025UMG

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X